


# Cisco UADP & Silicon One ASIC Architecture & Innovations

Catalyst 9000 Series

Kenny Lei – Technical Marketing Engineer BRKARC-2091
Content by Shawn Wargo





## Cisco Webex App


### Questions?

Use Cisco Webex App to chat with the speaker after the session

### How

- Find this session in the Cisco Live Mobile App
- Click "Join the Discussion"
- Install the Webex App or go directly to the Webex space
- Enter messages/questions in the Webex space

Webex spaces will be moderated by the speaker until June 17, 2022.



https://ciscolive.ciscoevents.com/ciscolivebot/#BRKARC-2091



BRKARC-2091



## Agenda


- 1 Why do we need ASICs?
- Plexible ASICs & Cisco UADP
- 3 Cisco Silicon One ASICs
- 4 Catalyst 9000 "X" Series
- 5 A Glimpse into the Future
- Summary & References



## Cisco Catalyst 9000 Switching Portfolio

One Family from Access to Core - Common Hardware & Software






**Access Switching** 

Core Switching



## Catalyst 9000 Series - Common Building Blocks




Programmable x86 Multi-Core CPU

Application Hosting Secure Containers



Open IOS XE® Polaris

Model-Driven APIs Modular Patching



Same IOS XE image for both UADP\* and Silicon One C9K platforms



## Custom ASICs - Programmable Silicon



## Cisco Unified Access Data-Plane (UADP®)





## Cisco **Silicon One**™













Flexible & Programmable ASICs - Adapt to New Technologies





Why do we need ASICs?

## What is an ASIC?



An Application Specific Integrated Circuit (ASIC) is a silicon microchip designed for a specific task ...

... rather than 'general-purpose' processing in a CPU.



## Why do we need ASICs?

CPUs are Flexible but Slow


A 'general-purpose' CPU may be fast at running random-access applications, on a laptop or server, but **processing** and forwarding 'network traffic' is a different matter.

Network traffic requires constant searching of large memory tables (e.g. L2 tables for MAC addresses, L3 tables for IP routes, L4 ACLs for Security and QoS, etc.)

In a CPU - there are limited data paths and tables are held in off-chip memories (e.g. DRAM) that can incur significant performance penalties for frequent access.

Remember, this is **Millions** - **Billions** of packets per second







## Why not use FPGAs?

FPGAs are Flexible but Expensive


FPGAs do provide a lot of design flexibility, but they can be very expensive to develop and support. They are not built for any specific task and must be reprogrammed for each new task.

FPGAs also have little or no onboard memory, requiring other components to provide memory access.

These limits generally relegate FPGAs to a "special-purpose" role in most network devices. FPGAs are often used to augment other ASICs, for the "one extra feature" the primary processor does not have.

FPGAs typically cost 2X - 4X more than an equal ASIC







## What does an ASIC do?

ASICs are fundamental to network devices

## Network ASICs provide 2 basic packet processing functions



Receive, Process & Transmit




Special Non-Forwarding Tasks



## What does an ASIC do?

ASICs are fundamental to network devices

At a basic level - network devices forward data "as fast as possible"




Modern speeds are Gigabits per second (Gbps) - trending to Terabits (Tbps)



## What does an ASIC do?

ASICs are fundamental to network devices.

In addition - network devices can perform special processing tasks




Common services are Access Control, Quality of Service and Flow Analytics




20

## Traditional Network ASICs

Fixed Pipelines








# Flexible ASICs for Enterprise Switching

Flexible Parsing

### **Flexible Parsing**

Look deep into the packet header, with programmable field parsing

Parses and understands multiple programmable headers with flexible field definitions



#CiscoLive

BRKARC-2091






Flexible Lookups

### Flexible Lookups

Multi-stage packet handling, with flexible packet lookups at every step






BRKARC-2091

Flexible Rewrites

### **Flexible Rewrites**

Flexible packet handling and forwarding, with a programmable packet rewrite






Programmable packet Rewrite engine



Optimized Recirculation

### **Optimized Recirculation**


Highly optimized recirc path for packet header addition / removal / forwarding





26

## Programmable Network ASICs Balancing Cost, Performance & Flexibility







## Cisco UADP for Enterprise Switching

## Cisco Unified Access Data-Plane (UADP®)



Common ASIC Architecture for Switching Access, Distribution & Core











UADP 2.0m

120 Gbps 16nm FinFET 1.3B Transistors 1 Core + ARM CPU UADP 2.0/XL

240 Gbps 28nm FinFET 7.6B Transistors 2 Core UADP 2.0sec

480 Gbps 16nm FinFET 7.6B Transistors 1 Core<sup>2</sup> + SEC

#CiscoLive

**UADP 3.0** 

1.6 Tops
16nm FinFET
19.2B Transistors
2 Core

UADP 3.0sec


1.6 Tbps 16nm FinFET 19.2B Transistors 2 Core + SEC

- Multiple generations and formats, same architecture
- Rich flexible forwarding & services memories
- First fully programmable microcode network silicon

- Multiple functions: system-on-chip or line-card
- Multiple form factors: fixed or modular
- Multiple places: Access, Distribution and Core



## Cisco UADP Platform Evolution



Catalyst 9300 - 2017

Catalyst 9400/9500 - 2018 UADP 2.0 - 7.5B transistors



### Catalyst 9500/9600 - 2019

UADP 3.0 - 19.2B transistors



UADP 2.0 - 7.5B transistors



### Catalyst 9200 - 2019 UADP 2.0 mini - 3.2B transistors



### Catalyst 3850 mGig - 2015

UADP 1.1 - 3.0B transistors






Catalyst 3850 - 2013 UADP 1.0 - 1.3B transistors

BRKARC-2091

## Cisco UADP ASICs

ASIC Architecture & Block Diagram






BRKARC-2091

## Cisco UADP - Flexible Lookups


Programmable Ingress and Egress Processing Stages



## Cisco UADP - Flexible Tables

Customizable ASIC tables for universal deployment flexibility





- MAC
- IPv4/v6
- Unicast
- Multicast
- NetFlow
- ACL
- SGACL
- QoS
- NAT
- SPAN




Table sizes can be tailored to support multiple templates




Core / Border template

Access / Edge template

## Cisco UADP - Packet Walks


Generic Unicast Packet Walk - Same ASIC




## Cisco UADP - Multiple ASICs

Interconnecting Multiple ASIC Cores (Stacking or DPP)


Catalyst 9300X-48HX







Catalyst 9500-32C







Catalyst 9600-SUP1




# Cisco Silicon One for Enterprise Switching

## Introducing Cisco Silicon One™ One Architecture - Multiple Devices



www.cisco.com/c/en/us/solutions/silicon-one.html





## Introducing Cisco Silicon One™ One Architecture - Multiple Devices



Q202

3.2 Tbps 7nm FinFET 1 Slice SOC



Q201

6.4 Tbps 7nm FinFET 3 Slice SOC



Q100

10.8 Tbps 16nm FinFET 6 Slice SOC



- First network silicon to break the 10-Tbps barrier
- Comprehensive routing, with switching efficiency
- Flexible P4 NPL programmable packet processing


- Multiple functions: system-on-chip, line-card or fabric
- Multiple form factors: fixed or modular
- Multiple networks: Enterprise, Data Center and SP



## Cisco Silicon One™ Q200 Industry leading Switching and Routing Silicon









**8.1** Bpps



2M IPv4 or 1M IPv6 routes



P4 NPL Programmable **Pipeline** 











## Cisco Silicon One™ Q200

shahi cisco Sicon Cren cooper cooper

ASIC Architecture & Block Diagram

### Packet Processing Slices (6):


- 1 packet per clock (@ 1.35GHz)
- Slice = 2x IFGs + 1 RX & TX NPU

### RX & TX NPU (per slice):

- P4 programmable Run-to-Complete
- Large Central Database (CDB) Tables
- Expandable LPM in external HBM

### Traffic Manager (TM)

- Large fully-shared memory switch
- Congestion Management
- Pool of queues & flexible scheduling



### Interface Groups - IFGs (12):

- groups of 56Gbps SerDes & MACs
- 10/25/50GE & 40/100/200/400GE

### High Bandwidth Memory (HBM)

- Seamlessly expand on-die buffer
- expansion of CDB-LPM database
- 4-8GB of fully shared memory





HBM/DDR

## Cisco Silicon One™ Q200 - HBM

On-Package High Bandwidth Memory

- Augments local on-die memory
  - use local (SMS) buffer until full
  - use HBM for bursting or congestion
- Deep buffering (+LPM expansion) on-package at high-speed
- 2 x 4GB stacks of 2.5D memory with wide-bus interposer = ~2.4 Tbps full duplex
- Interposer connects ASIC die to on-package HBM memory







## Cisco Silicon One™ Q200 - Central Databases



## Q200 CDB includes the Central L2/L3 Forwarding and ACL databases:

## **LPM** – SRAM database for IP/mask routing implemented by Longest Prefix Match algorithm

- Primarily used by IPv4 and IPv6 unicast routing
- Up to\* 2M IPv4 route entries, or 1M IPv6 route entries
- LPM can be extended (from CDB) to HBM

Onboard LPM, CEM & ACL memory

### CEM – SRAM database for MAC & Host (/48, /32 or /128), Multicast & Labels implemented by Exact Match algorithm

- For features using an exact match (every bit, no mask)
- Up to 608K IPv4 entries, or 304K IPv6 entries
- CEM can be flexibly reallocated for different tables

## ACL - TCAM classification database, contains Security, QoS and Services Access Control List entries

- For features that use (match criteria + action) policies
- Up to 8K IPv4 ACL entries, or 4K IPv6 ACL entries
- OG/SGACLs use CEM, with only action ACEs in TCAM

<sup>\*</sup> Exact scale depends on IP/mask distribution (contiguous vs. random) and hash efficiency. Sample tests with IPv4 GRT is ~1.85M



**CDB** Central EM RXPP-DB splitter **FWD** Central LPM RXPP-ACL TRM TXPP-**ENC** MMU+ **HBM** 

## Cisco Silicon One Q200



Generic Unicast Packet Walk

SMS Write - packet elements written into memory buffer (buffers linked if needed), generate packet-descriptor (PD) RX IFG - packet received through MAC, SMS Read - read packet elements **Credit Request/Grant** stored in IFG-RXQ from memory, free buffers on-die shared emory (SMS) read write rx IFG tx IFG **VOQs** rx repl tx repl. out Qs RX TX from NPU NPU to rx IFG Ш tx IFG shared share TX IFG -RX NPU - packet elements x6 x6 transmit packet processed by NPU to à generate destination port VOQs tx repl. out Qs rx repl. memory tx IFG rx IFG  $\blacksquare$ RX TX Ш  $\Box\Box$ NPU rx IFG tx IFG to DRAM from DRAM VOQ - PD stored in VOQ HBM TXNPU - edit packet elements according to destination port PD Switch - PD switched from VOQ to

#CiscoLive

BRKARC-2091


an OQ at the destination slice

OQ - store PD in destination port OQ

## Cisco Silicon One - Q200


Combining multiple ASICs in One SOC





#### Catalyst 9600X-SUP2










## Cisco Catalyst 9000 "X" Series

Extending Enterprise Switching


## Adding the "X factor" to the Catalyst 9000 switch family

Higher bandwidth & scale - powered by Cisco UADP and Silicon One ASICs







BRKARC-2091




## Where are things going?

Speeds and Feeds



















## Where are things going?


Features & Scale







IPv4 GRT is ≥850K and IPv6 GRT is ≥50K










#CiscoLive





# Cisco Programmable Hardware equals



# FLEXIBILITY & ADOPTABILITY




Enabling Network Evolution on the journey to Intent-Based Networking



## How Did We Do?

Inventing the Future of Networking

> Do You Have a Better Understanding ...



... of why we need Programmable ASICs in Networking?

... of why ASIC and Hardware innovation are important?

and how you can leverage these ASIC innovations in your own network?



## Technical Session Surveys

- Attendees who fill out a minimum of four session surveys and the overall event survey will get Cisco Live branded socks!
- Attendees will also earn 100 points in the Cisco Live Game for every survey completed.
- These points help you get on the leaderboard and increase your chances of winning daily and grand prizes.





## Cisco Learning and Certifications

From technology training and team development to Cisco certifications and learning plans, let us help you empower your business and career. www.cisco.com/go/certs

#### Pay for Learning with **Cisco Learning Credits**

(CLCs) are prepaid training vouchers redeemed directly with Cisco.



#### earn



#### Train



### Certify



#### Cisco U.

IT learning hub that guides teams and learners toward their goals

#### **Cisco Digital Learning**

Subscription-based product, technology, and certification training

#### Cisco Modeling Labs

Network simulation platform for design, testing, and troubleshooting

#### **Cisco Learning Network**

Resource community portal for certifications and learning



#### **Cisco Training Bootcamps**

Intensive team & individual automation and technology training programs

#### **Cisco Learning Partner Program**

Authorized training partners supporting Cisco technology and career certifications

#### Cisco Instructor-led and Virtual Instructor-led training

Accelerated curriculum of product, technology, and certification courses

#### Cisco Certifications and **Specialist Certifications**

Award-winning certification program empowers students and IT Professionals to advance their technical careers

#### Cisco Guided Study Groups

180-day certification prep program with learning and support


#### Cisco Continuing **Education Program**

Recertification training options for Cisco certified individuals

Here at the event? Visit us at The Learning and Certifications lounge at the World of Solutions



BRKARC-2091



# Continue your education

- Visit the Cisco Showcase for related demos
- Book your one-on-one
   Meet the Engineer meeting
- Attend the interactive education with DevNet, Capture the Flag, and Walk-in Labs
- Visit the On-Demand Library for more sessions at www.CiscoLive.com/on-demand



## Thank you

