Cisco IOS XE and ASIC Architecture

Catalyst 9000 Series

Shawn Wargo - Principal TME BRKARC-2902



Cisco Webex App

Questions?


Use Cisco Webex App to chat with the speaker after the session

How

- 1 Find this session in the Cisco Live Mobile App
- 2 Click "Join the Discussion"
- 3 Install the Webex App or go directly to the Webex space
- 4 Enter messages/questions in the Webex space

Webex spaces will be moderated by the speaker until June 7, 2024.

https://ciscolive.ciscoevents.com/ciscolivebot/#BRKARC-2092





Who am I?

I'm a Principal Engineer of Technical Marketing (Principal TME) for Cisco Enterprise 'Network Experience' (NX) Product Management team. I've been with Cisco since 1999.

I mainly focus on Enterprise Switching & Routing technology areas, with a special emphasis on 'next generation' Hardware & Software products and solutions.

As a Principal TME, I'm currently working on the next generation of Catalyst Switching, Wireless & Routing products, and solutions like Software-Defined Access (SDA) & Cisco DNA.

Shawn Wargo
Principal TME

swargo@cisco.com @shawn_wargo



Catalyst 9000 Series

Cisco UADP & Silicon One ASIC Architecture & Innovations



Silicon One™ Q200 ©Cisco 2020

039

cisco Life!

BRKARC-2092

Cisco ASICs - What this session is NOT about

This session is **NOT** a detailed ASIC "deep-dive"!

- Level 2 Intermediate
- Limited Time (only 45 minutes)

This session also does not go into detail about the (many) IOS XE features

Goal is to introduce & familiarize you - so you want to learn more ©

Other **Related Sessions**:

- BRKARC-1011 Cisco Silicon One: Innovation at Speed and Scale
- BRKARC-2095 Cisco Silicon for Al: Capabilities, Designs and Results
- BRKARC-2096 Migration to Silicon One Q200 C9500X/C9600X Platforms
- BRKARC-2098 Catalyst 9000 Series Switching Family Access
- BRKARC-2099 Catalyst 9000 Series Switching Family Core and Distribution



Cisco Catalyst 9000 Series Cisco UADP & S1 ASICs

Agenda

- 1 Why do we need ASICs?
- 2 Flexible ASICs & Cisco UADP
- Cisco Silicon One ASICs

Catalyst 9000 "X" Series

- 5 A Glimpse into the Future
- 6 Summary & References


BRKARC-2092



Cisco Catalyst 9000 Switching Portfolio



One Family from Access to Core - Common Hardware & Software



Access Switching

Core Switching

Catalyst 9000 Series - Common Building Blocks



Programmable x86 Multi-Core CPU

Application Hosting Secure Containers



Open IOS XE® Polaris

Model-Driven APIs Modular Patching



Cisco UADP & Silicon One™


Programmable Pipeline Flexible Tables

Same IOS XE image for both UADP* and Silicon One C9K platforms



Software vs. Hardware





CPU/DRAM

Where the OS "software" runs. Includes control-plane, data-plane and system-management functions.

- OS layer IOSXE (IOSd) and Features, etc.
- System layer FMAN, CMAN, IOMD, FED, etc.

ASIC(s)

Where the "hardware" processing of traffic & services runs. Uses forwarding and state tables programmed by the software.

- Forwarding L2, L3, ECMP, Encap, etc.
- Services ACLs, QoS, Analytics, Encryption, etc.

Stub/PHY(s)

Transforms electrical and optical signals, splits or combines signals, and other various "physical" layer functions, such as encryption and timestamping.



Custom ASICs - Programmable Silicon



Cisco Unified Access Data-Plane (UADP)





Cisco **Silicon One**™













Flexible & Programmable ASICs - Adapt to New Technologies



Why do we need ASICs?



What is an ASIC?



An Application Specific Integrated Circuit (ASIC) is a silicon microchip designed for a specific task ...

... rather than 'general-purpose' processing in a CPU.



Why do we need ASICs?

CPUs are Flexible but Slow


A 'general-purpose' CPU may be fast at running random-access applications, on a laptop or server, but processing and forwarding 'network traffic' is a different matter.

Network traffic requires constant searching of large memory tables (e.g. L2 tables for MAC addresses, L3 tables for IP routes, L4 ACLs for Security and QoS, etc.)

In a CPU - there are **limited data paths** and tables are held in **off-chip memories** (e.g. DRAM) that can incur significant performance penalties for frequent access.

Remember, this is Millions - Billions of packets per second







Multi-Core ASIC Design

Combining multiple Processors in same ASIC

Multiple-Core processors have been used in personal computers since the mid 1990s. So, while the concept is not new – it's good to briefly revisit.


Multi-Core design addresses the physical limitations of per-processor clock speed (e.g. how effectively can they be cooled), by load-sharing across multiple processors.


However - there are practical (physical) limits to how many cores yield improvements, and cores must share all external components.



Cisco UADP & QFP are examples of using multiple Processor Cores to boost overall ASIC performance

Intel Xeon 8-Core






UADP (C9K)



QFP (ASR/C8K)






Hardware vs. Software Data-Plane

ASIC-based vs. CPU-based

UADP








OFP









Hardware-Based (ASIC)

PROs

- High Throughput
- Gbps Tbps
- High Port Density
- HW-based Services
- Lower COGs

CONs

- Less Flexible
- PI + PD Development
- Longer Dev & Test
- Scale limited by HW
- Limited Services

Software-Based (CPU)

PROs

- More Flexible
- PI Only Development
- Faster Dev & Test
- Scale limited by CPU
- Lots of Services

CONs

- Low Throughput
- Mbps Gbps
- · Low Port Density
- SW-based Services
- Higher COGs



Why not use FPGAs?

FPGAs are **Flexible** but **Expensive**


FPGAs do provide a lot of design flexibility, but they can be very expensive to develop and support. They are not built for any specific task and must be reprogrammed for each new task.

FPGAs also have little or no onboard memory, requiring other components to provide memory access.

These limits generally relegate FPGAs to a "special-purpose" role in most network devices. FPGAs are most often used to augment other ASICs, for the "one extra feature" the primary processor does not have.

FPGAs typically cost 2X - 4X more than an equal ASIC

















Field Programmable Gate Arrays


FPGAs can be re-programmed after Manufacturing


As the name suggests, an FPGA is an integrated circuit (like an ASIC) with sets of logic gates and memories (a gate array), which a user can re-program (in the field), after silicon manufacturing, to perform one or more logical operations.

With a fixed ASIC, the microchip is fully baked. It can not be reprogrammed; you get what you get. The software can be deleted or replaced, but the hardware is unchanged.

With an FPGA, there are no predefined hardware circuits. The user programs the circuits. The programming can be a single, simple logic gate (e.g. just an AND or OR function), or it can involve multiple complex functions that, together, act as a complete multi-core processor.

You might use an FPGA if you may need to make changes at the chip-level during development (e.g. prototypes), or even to augment another ASIC, to add a new feature.







What does an ASIC do?

ASICs are fundamental to network devices

At a simple level - network devices forward data "as fast as possible"

















L3 Lookup
What is the Destination
IP Address?



Output Port


Modern processing speeds are **Terabits per second** (Tbps)



What does an ASIC do?

ASICs are fundamental to network devices

In addition - network devices can perform special processing tasks




Common services are Access Control, Quality of Service and Flow Analytics



Past: Traditional Network ASICs

Fixed Processing Pipeline






BRKARC-2092

Flexible ASICs

for Enterprise Switching




Flexible Parsing

Flexible Parsing

Look deep into the packet header, with programmable field parsing

Parses and understands multiple programmable headers with flexible field definitions








Flexible Lookups

Flexible Lookups

Multi-stage packet handling, with flexible packet lookups at every step






Flexible Rewrites

Flexible Rewrites

Flexible packet handling and forwarding, with a programmable packet rewrite








Optimized Recirculation


Optimized Recirculation

Highly optimized recirc path for packet header addition / removal / forwarding





Balancing Cost, Performance & Flexibility





Creating Custom ASICs

From Definition to Deployment

















Marketing requirements

Architecture

RTL design

Synthesis

Floor planning

Fabrication




3 to 5 years

Building a new ASIC takes a lot of Time and Money



Cisco UADP® for Enterprise Switching



Cisco Unified Access Data-Plane (UADP®)



Common ASIC Architecture for Switching Access, Distribution & Core











UADP 2.0m 120 Gbps

16nm FinFFT 1 3B Transistors 1 Core + ARM CPU UADP 2.0/XL

240 Gbps

28nm FinFFT 7 6B Transistors 2 Core

UADP 2.0sec

. 1 1.1 1.

CISCO

480 Gbps

16nm FinFFT 7.6B Transistors 1 Core2 + SFC

UADP 3.0

1.6 Tbps

16nm FinFFT 192.B Transistors 2 Core

UADP 3.0sec

1.6 Tbps

16nm FinFFT 192.B Transistors 2 Core + SEC

- Multiple generations and formats, same architecture
- Rich flexible forwarding & services memories
- First fully programmable microcode network silicon


- Multiple functions: system-on-chip or line-card
- Multiple form factors: fixed or modular
- Multiple places: Access, Distribution and Core



Catalyst 9000 with UADP

Flexible ASIC Evolution






















Cisco UADP ASICs

ASIC Architecture & Block Diagram






Cisco UADP - Dual Cores



Multiple ASIC Cores & Unified Packet Buffers

Each ASIC "Core" services a certain number of front-panel ports






Cisco UADP - Flexible Lookups



Programmable Ingress and Egress Processing Stages




BRKARC-2092

Cisco UADP - Microcode



ASIC Microcode (NPL/SDK) can be upgraded to add new features



Cisco UADP - Flexible Tables

Customizable ASIC tables for universal deployment flexibility




SRAM/TCAM 64K 256K 32K 48K 16K 8K 4K

- MAC
- IPv4/v6
- Unicast
- Multicast
- NetFlow
- ACI
- SGACL
- QoS
- NAT
- SPAN



Customize table sizes for each function, based on the Place in Network






Table sizes can be tailored to support multiple templates




BRKARC-2092

Cisco UADP - Packet Walks




Generic Packet Walk - Unicast, Same ASIC




Cisco UADP - Multiple ASICs




Interconnecting Multiple ASIC Cores (Stacking or DPP)







C9500-32C







C9600-SUP-1



Introducing Cisco Silicon One™



One Architecture - Multiple Devices

www.cisco.com/c/en/us/solutions/silicon-one.html





Introducing Cisco Silicon One™



One Architecture - Multiple Devices



Q202

3.2 Tbps

7nm FinFET 1 Slice SOC



Q201

6.4 Tbps

7nm FinFET 3 Slice SOC



Q100

10.8 Tbps

16nm FinFET 6 Slice SOC



12.8 Tbps

7nm FinFET 6 Slice SOC

- First network silicon to break the 10 Tbps barrier
- · Comprehensive routing, with switching efficiency
- Flexible P4 NPL programmable packet processing


- Multiple functions: system-on-chip, line-card or fabric
- Multiple form factors: fixed or modular
- Multiple networks: Enterprise, Data Center and SP



Catalyst 9000 with S1

Introducing the next-generation of ASICs





Catalyst 9500X-28C8D S1 Q200 Catalyst 9500X-60L4D S1 Q200







Multi-Slice ASIC Design

Combining multiple Pipelines in same ASIC


A new approach (like Multi-Core & Multi-ASIC) is to use multiple full Network Processing Unit (NPU) pipelines on a single ASIC package.

Each NPU pipeline (or 'Slice') operates independently and connected via an integrated crossbar "fabric", using an integrated Virtual Output Queue (VoQ) buffer architecture, to manage traffic between Slices.

Unlike Multi-Core (only multiplies "processing") each Slice has dedicated RX/TX resources for parsing, QoS, replication and other ASIC "forwarding" components.










#CiscoLive

Cisco Silicon One™ Q200

Industry leading Switching and Routing Silicon









8GB HBM or 1M IPv6 deep buffers routes



P4 NPL
Programmable
Pipeline



56G PAM4 Serdes









Cisco Silicon One™ Q200

Industry leading Switching and Routing Silicon



Switching Silicon

- High Throughput
 extremely fast hardware-based L2-L4 forwarding
 and services (measured in Terabits per second)
- Optimized Scale
 optimized for Campus LAN environments with
 moderate IP & MAC scale (10s-100s of thousands)
- Low Latency
 extremely low hardware-based system latency
 (measured in Nanoseconds & Microseconds)
- Streamlined Buffering shallow buffering systems to reduce latency, with very high throughput





Routing Silicon

- Flexible Features complex, stateful L3-L7 forwarding and services (measured in Gigabits per second)
- Massive Scale
 optimized for WAN/SP environments with very
 high IP scale (100s of thousands millions)
- Mixed Interfaces
 support for Ethernet, Serial, Cellular and other
 types and speeds in a single system
- Deeper Buffering
 deep buffers to accommodate different speeds,
 bursts and different flow patterns


Cisco Silicon One Bringing Switching and Routing convergence



Cisco Silicon One™ Q200

ASIC Architecture & Block Diagram








Cisco Silicon One - HBM

High Bandwidth Memory

- Augments local on-die memory
 - use local (SMS) buffers until full
 - use HBM for bursts or congestion
- Deep buffering & FIB expansion on-package, at high-speed
- 2 x stacks of 2.5D memory with wide-bus interposer = ~2.4 Tbps full duplex
- Interposer connects ASIC die to on-package HBM memory

en.wikipedia.org/wiki/High_Bandwidth_Memory







#CiscoLive

BRKARC-2092

Cisco Silicon One™ Q200 - Central Databases



Onboard LPM, CEM & ACL memory

Q200 CDB includes the Central L2/L3 Forwarding and ACL databases:

LPM - SRAM database for IP/mask routing implemented by Longest Prefix Match algorithm

- Primarily used by IPv4 and IPv6 unicast routing
- Up to* 2M IPv4 route entries, or 1M IPv6 route entries
- LPM can be extended (from CDB) to HBM

CEM – SRAM database for MAC & Host (/48, /32 or /128), Multicast & Labels implemented by Exact Match algorithm

- For features using an exact match (every bit, no mask)
- Up to 608K IPv4 entries, or 304K IPv6 entries
- CEM can be flexibly reallocated for different tables

ACL - TCAM classification database, contains Security, OoS and Services Access Control List entries

- For features that use (match criteria + action) policies
- Up to 8K IPv4 ACL entries, or 4K IPv6 ACL entries
- OG/SGACLs use CEM, with only action ACEs in TCAM


^{*} Exact scale depends on IP/mask distribution (contiguous vs. random) and hash efficiency. Sample tests with IPv4 GRT is ~1.85M



CDB Central EM RXPP-DB splitter **FWD** Central LPM RXPP-ACL TRM TXPP-ENC MMU +**HBM**

Cisco Silicon One Q200






#CiscoLive


BRKARC-2092

© 2024 Cisco and/or its affiliates. All rights reserved. Cisco Public

Cisco Silicon One - Q200

Combining multiple ASICs in One SOC








BRKARC-2092

Cisco Catalyst 9000 "X" Series

Extending Enterprise Switching



Catalyst 9200/CX, 9300/X & 9400/X

BRKARC-2098


Catalyst 9000 Series Switching Family – Access

Minaj Uddin - Leader Technical Marketing, Cisco

This session will cover the platform overview of Cisco Catalyst 9000 Series switches.

It will share the details of the Catalyst 9000 product portfolio, which will include new additions in fixed and modular access series — Catalyst 9200, Catalyst 9300X, and Catalyst 9400X.

The session will talk about the component at the heart of these switches, which is the ASIC. It will also cover common attributes, technologies, and features in the Catalyst 9000 Series switches.






cisco Live

© 2024 Cisco and/or its affiliates. All rights reserved. Cisco Public

New additions to Catalyst 9300X Series





100/40G Modular Uplinks





C9300X-NM-4C 4 x 100/40G QSFP

C9300X-NM-2C 2 x 100/40G QSFP

Multigigabit Uplinks



C9300X-NM-8M 8 x 10G-mGig

10/25 G Modular Uplinks



C9300X-NM-8Y 8 x 25/10/1G




Introducing Catalyst 9400X Gen2 family


ASIC Scale

Performance meets flexibility and investment protection

unified buffer








- · 6x increase in throughput
- · 5x increase in uplink density with 100G
- Line rate across all chassis and line cards
- Up to 384 ports of Multigigabit and UPOE
- 108 MB unified packet buffer



Secure, connected experience

- 100G Layer 3 encryption
- · Cloud-scale multilayer security
- 256-bit LAN/WAN MACsec
- 2x increase in app hosting with QAT





Business-first resiliency

- · High Availability with ISSU & sub-second SSO
- Built-in Compute (App Hosting) resources
- End-to-end Analytics and Assurance



Layer 3 encryption



MultiGigabit + Fiber

Catalyst 9500/X & 9600/X

BRKARC-2099

Catalyst 9000 Series Switching Family – Core & Distribution


Kenny Lei - Leader Technical Marketing, Cisco

This session will cover the platform overview of Catalyst 9000 Series core and distribution switches.

It will share the details of the Catalyst 9000 Series product portfolio, which will include new additions in fixed and modular core and distribution switching series: Catalyst 9500/X and Catalyst 9600/X.

The session will discuss the component at the heart of these switches, which is the ASIC, and it will also cover common attributes, technologies, and features in Catalyst 9000 switches.

Catalyst 9000 Series Core Portfolio





Catalyst 9500 & 9500X Series

cisco

Combining multiple ASICs in One SOC

Non-XL Scale

Catalyst 9500 (UADP 3.0)



Total Capacity

C9500-48Y4C / 24Y4C

3.2 Tbps

32 x 100G or 48 x 25G + 4 x 100G



XL Scale



Catalyst 9500X

(S1 Q200)



Total Capacity



alludia.

CISCO


6.0 Tbps

32 x 100G + 8 x 400G or 60 x 50G + 4 x 400G




Catalyst 9600 & 9600X Series

Extending Modular Core with a Performance-Optimized Supervisor & Cards



Glimpse into the Future


ASIC Innovations for Enterprise Switching




Where are things going?


More details in PPT Notes

Speeds and Feeds













Catalyst 9000 Series

Cisco IOS XE Software Architecture & Innovations



cisco Life!

Cisco IOS XE - What this session is NOT about

This session is **NOT** a detailed IOS XE "deep-dive"!

- Level 2 Intermediate
- Limited Time (only 45 minutes)

This session also does not go into detail about the (many) IOS XE features

Goal is to introduce & familiarize you - so you want to learn more ©

Other **Related Sessions**:

- Catalyst 9000 Series Switching Family Access BRKARC-2098
- Catalyst 9000 Series Switching Family Core and Distribution BRKARC-2099
- Catalyst 9000 IOS XE Innovations BRKENS-2004



Cisco Catalyst 9000 Series
Cisco IOS
XE Software


Agenda

- 1 Brief History of IOS XE
- 2 Basic IOS XE Components
- 3 IOS XE Technologies
- 4 C9K IOS XE upto 17.6.1
- **5** C9K IOS XE after 17.7.1

NEV.

6 Summary & References

Catalyst 9000 Series - Common Building Blocks



Programmable x86 Multi-Core CPU

Application Hosting Secure Containers



Open IOS XE® Polaris

Model-Driven APIs Modular Patching



Cisco UADP & Silicon One™


Programmable Pipeline Flexible Tables


Same IOS XE image for both UADP* and Silicon One C9K platforms



Multi-Core CPU - Built for App Hosting








x86 CPU enables hosting NFV devices, Containers and 3rd-party Apps



Cisco IOS XE - A Modern Operating System












Open, Model Driven & Secure Operating System



Cisco Catalyst 9000 Series IOS XE Software

Why IOS XE?

- History of Cisco IOS®
 - IOS evolved into IOS XE
- ✓ Nova IOS XE (Catalyst 3K)
- Polaris IOS XE (Catalyst 9K)






Brief History of Cisco IOS








Brief History of IOS XE



Across Cisco Enterprise Platforms



BRKARC-2092

Cisco IOS XE - Architecture Evolution



Same look and feel - more powerful architecture

Cisco IOS



- Monolithic IOS
- Compact, Streamlined
- High performance

Cisco IOS XE 3.7.x(SE)



- Monolithic IOSd: Control-plane
- Sub-packages for data plane
- Linux daemons hosting capability
- Message parsing capability

Cisco IOS XE 16.x




- IOSd: Component assemblies
- Modularized features: Sub-packages
- Distributed Operating System
- IOS XE (Crimson) Database
- Radioactive tracing and events



What is "Open" Cisco IOS XE?

Same look and feel - more powerful architecture



Modern Software Architecture - with the same look and feel



BRKARC-2092

Open IOS XE - IOS Sub Systems



Failure of one
IOS XE
Sub-System(s) keeps rest of the
system intact

IOSd Sub-Systems enhance IOS Resiliency



Open IOS XE - Hardware DB



The IOS XE DB contains

Configuration & Operational States

#CiscoLive


Higher Application UP Time

Quicker Recovery

Better Convergence

cisco Live!

Decoupling Code & Data protects the Configuration & Operational States



```
# voods .mins"win opendy light linestury")

* voods

* stocontroller-config/lis


* voods

* v
```

Cisco Catalyst 9000 Series IOS XE Software


IOS XE Design


- IOS XE Architecture
 - Control Plane
 - Data Plane
 - System Plane
 - Management Plane
- IOS XE on Catalyst 9K
 - IOS XE Lite




Cisco IOS XE Architecture

Modularized Components for Software Abstraction







Linux Kernel

Interfaces & Transceivers

Device Interconnects (Backplane)

ASICs & FPGAs



Cisco IOS XE Software

PI vs. PD Software Components











Platform Independent (PI)

- IOS Internetwork Operating System
- FMAN Forwarding Manager
- RP Routing Process
- **FP** Forwarding Process
- CGM Classification Group Manager
- IFM Interface Manager
- AOM Abstract Object Manager
- PDS Packet Distribution Service
- LSMPI Linux Shared Memory











Platform Dependent (PD)

- CPA Common Platform Abstraction
- FED Forwarding Engine Driver
- IOMD I/O Manager
- CMAN Chassis Manager
- PMAN Platform Manager
- SMAN Stack Manager
- XCVR = Transceiver/Optics
- Table Manager Client & Server
- Punject Punt+Inject (CPU) interface



Cisco IOS XE - Control Plane



Control Plane

Data Plane

System Plane

Management
Plane

Infrastructure Services

Linux Kernel & Platform Drivers

This is the 'brain' of the network stack

- Most control-plane logic runs within IOSd
- Home to routing & bridging protocols (network learning)
- Richest networking features in industry (~5000 features)
- Distributes protocol (RP) forwarding states to data-plane (FP)





Cisco IOS XE - Data Plane



Control Plane

Data Plane

System Plane


Management Plane

Infrastructure Services

Linux Kernel & Platform Drivers

Handles high-speed Packet Forwarding

- Touches every packet! High-throughput and low-latency forwarding
- Programming from control-plane abstracted by well defined APIs
- Supports multiple forwarding architectures: standalone & modular
- Forwarding is generally handled in custom hardware (e.g. UADP & S1)





Cisco IOS XE - System Plane



Control Plane

Data Plane

System Plane

Management
___Plane

Infrastructure Services

Linux Kernel & Platform Drivers

General Administration & functions of the System

- Manages the Chassis, Modules, I/O, Power, Fans
- Manages Stacking & Virtual Chassis processing
- Also manages software image management & patching





Cisco IOS XE - Management & Infra



Control Plane

Data Plane

System Plane

Management Plane

5

Infrastructure Services

Linux Kernel & Platform Drivers

Device-Specific Services

- XE Database
- TDL DSL
- HW Drivers

- HA & ISSU
- Messaging
- Licensing

- Compiler
- Btrace
- Buildtime tools

Management Plane
CMAN-RP XE
SSO (RF/CF) DB


Infra Services
FED / CPP CPA / CIA



Cisco IOS XE on Catalyst 9000 Series




Hardware Forwarding Architecture



Cisco IOS XE - PD Abstraction Layer





cisco live!


Cisco IOS XE "Lite" Architecture







Same code base as Cisco IOS XE - Optimized for ARM CPU & Memory



Linux Kernel

Interfaces & Transceivers

Device Interconnects (Backplane)

ASICs & FPGAs



Fixed vs. Modular vs. Stacking

Reusing Common Elements of OS Architecture














Fixed Platform IOSd FMAN-RP FED 3.0 IOMD PHY








Catalyst 9000 runs the same IOS XE Operating System

cisco life!

Cisco Catalyst 9000 Series IOS XE Software

IOS XE Features

- High Availability (SSO & StackWise)
- Install Mode (SMU & ISSU/xFSU)
- Model-Driven Telemetry
- Application Hosting



cisco Live

Mission-Critical Resiliency

Your business stops if the network is down





Cost of only one hour of downtime to an average enterprise > \$300,000**

** Based on industry reports from Gartner and ITIC

Catalyst 9600 Series (Dual chassis w/ StackWise Virtual)



Catalyst 9400 Series



Catalyst 9500 Series

Architecture

StackWise® + StackWise Virtual

 Virtualized redundant systems for simplified configuration & protocols

Graceful Insertion/Removal (GIR)

No downtime when device in maintenance mode

Operating System

Software Maintenance Upgrade (SMU)

Minimal or no downtime patches
 In-Service Software Upgrade (ISSU)

 Upgrade with minimal or no traffic loss xFSU on C9300/L Stack

< 30 sec downtime - Stack upgrade

Platform

Redundant Supervisors

- · Modular with SSO/NSF
- · SVL Quad-SUP RPR

Redundant Power & Fans

· In case of any hardware failure


Eliminate downtime with *High Availability* designed at every level



Cisco IOS XE High Availability

Control Plane to Data Plane Programming





Cisco IOS XE - Install Mode

Single CLI set for Software Install, Patch (SMU) & Upgrade (ISSU)

Workflow Steps:

Install Add

Install Activate

Install Commit

Install Abort

command will perform the image download from Cisco CCO Posted location command upgrade the control plane with new software version command makes the changes permanent (and deletes the older version) you can use the abort command to revert the software back to the original state

```
# install add <tftp://cisco.com/image.bin>
# install activate

Successful 
# install commit

Something Wrong 
# install abort
```



IOS XE Install - SMU patches

Patch a previously 'certified' image, without full upgrade

A **Software Maintenance Update (SMU)** is an emergency point fix positioned for expedited delivery to a customer in case of a network down or revenue-affecting scenario.



Cold Patching:

Install of an SMU requires a system reload in the first release. It is traffic impacting.



Hot Patching:

Install of an SMU does not require a reload.

No traffic impact.



Install Add



Install Activate




Install Commit



In-Service Software Upgrade (ISSU)



Leverages SSO between IOS XE versions for seamless upgrade



If S2 fails to become the standby, it will revert back to Step 1



Extended Fast Software Upgrade (xFSU)

C9300/L- 17.3.2


C9300X-17.7.1

Catalyst® 9300/9300L/9300X standalone




#install add file image activate reloadfast commit

#install add file image activate reloadfast commit



Active Control plane

Catalyst 9300/9300L/9300X stack





Cisco IOS XE Programmability


DEVNETdeveloper.cisco.com/site/IOS XE


Full Telemetry "Stack"



NETCONF, RETCONF, gNMI & gRPC are <u>programmatic interfaces</u> that provide <u>additional methods</u> for interfacing with an IOS XE device

YANG data models define what is available for configuration and operational telemetry











Cisco IOS XE - Management








Cisco IOS XE - Model-Driven Telemetry



Cisco IOS XE

Application Hosting




Catalyst 9000 Application Ecosystem



- · Cisco will not support third-party apps or open-source apps, unless specifically called out
- Such apps, however, will be validated for compatibility on Catalyst 9000 switches
- · DevNet ecosystem will indicate the partners who have worked on Catalyst 9000 switches

Catalyst 9000 Series - App Hosting

Container Networking






Cisco Catalyst 9000 Series IOS XE Software

IOS XE ≥ 17.6.x


- Original C9K Portfolio
- IOS XE Release Model
- ✓ IOS XE 17.1.1 17.3.1
- ✓ IOS XE 17.4.1 17.6.1



Cisco Catalyst 9000 Switching Portfolio

IOS XE 17.1.x - 17.6.x

One Family from Access to Core - Common Hardware & Software



Access Switching


Core Switching



Cisco IOS XE - Release Schedule



3 Releases Annually (approx. every 4 months)



- Extended Maintenance Release (EMR) 36 months support
 Recommended for wide-scale production deployments Supports patches (SMU) and ISSU
 - Standard Maintenance Release (SMR) 12 months support



Reference

Catalyst 9000 Switching - Key Features

* Limited Availability (LA) only

IOS XE 17.1.1 (Nov'19) SMR	IOS XE 17.2.1 (Mar'20) SMR	IOS XE 17.3.1 (July'20) EMR
Enhanced Security ◆ 9200/9300 - Umbrella Integration ◆ MACSEC over EoMPLS ◆ ERSPAN to v6 Destination	Enhanced Security ❖ TWS - Secure Swipe Clean DoD 5220.22-M standard	Enhanced Security ❖ Enhanced ACL Logging ❖ Wired Client Sensor* ❖ 9200/9300 - Umbrella Switch Connector with AD Integration
Overlays & Segmentation Inter-AS Option A (VRF-Lite) VPLS Flow Aware Transport (FAT) PseudoWire Extranet mVPN VXLAN aware Flexible Netflow EVPN to VRF-Lite handoff for Border Spine EVPN to MPLS handoff for Border Spine EVPN Tenant Routed Multicast (TRM)	Overlays & Segmentation EVPN - VxLAN ARP/ND flooding suppression. EVPN to MPLS hand off on Cat9K in Border spine role (single box) Hierarchical VPLS VPLS Multiple VCs per Spoke	Overlays & Segmentation mLDP: Multicast LDP* VPLS Routed PseudoWire (IRB): IPv6 Unicast MVPNv6 (Multicast 6VPE) MPLS VPN - Inter-AS Option AB BGP EVPN w VXLAN BUM rate-limiting support BGP-EVPN w VXLAN MAC/IP learning on Access Wide Area Bonjour with BGP-EVPN over VXLAN
Forwarding & Features ❖ 9600 - VRF aware PBR ❖ 9400 - NAT Profile	Forwarding & Features NAT - VRF aware NAT (VRF to Global)	Forwarding & Features • 9500H/9600 : Customized SDM Template Ph1 (FIB) • IP-FRRv4: LFA EIGRP and OSPFv2 per prefix • Non-Stop Routing (NSR): L3 Forwarding Redundancy • LACP 1:1 redundancy and dampening
High Availability ❖ 9600 - Quad Sup SVL Support (RPR) ❖ 9300 - xFSU Standalone	High Availability ◆ 9300 - xFSU reload with backside stacking* ◆ 9300 - xFSU support with dot1x, MAB, Webauth* ◆ 9300 - xFSU : LACP Protocol support*	High Availability ❖ Flexlink+ with VLAN Load Balancing ❖ 9300 - xFSU Reload: Stacked and Standalone (17.3.2)
Platform & Programmability ◆ Per port MTU support ◆ 9500H/9600 - Unified Port Buffer ◆ 9400 - Native Docker for App Hosting	Platform & Programmability ◆ 9400 - 9216 bytes MTU ◆ 9600 - Breakout Support ◆ gPTP/ PTPv2 support on Port Channels	Platform & Programmability PVLAN on Trunks and Port Channels PTPV2 and gPTP support on 9400* ETA and AVC Interoperability on same port SHA-512 secure image-bootup integrity check gRPC Model Driven Telemetry (MDT) with TLS
Hardware & Optics ❖ C9300L mGig SKUs ❖ C9600-LC-48TX mGig Linecard	Hardware & Optics	Hardware & Optics ❖ None

Reference

Catalyst 9000 Switching - Key Features

* Limited Availability (LA) only

IOS XE 17.4.1 (Nov'20) SMR	IOS XE 17.5.1 (Apr'21) SMR	IOS XE 17.6.1 (Aug'21) EMR
Enhanced Security → FQDN ACLs → RADSEC - Radius over TLS and DTLS → Stealthwatch Cloud Integration* → Wired Client Sensor with Flash*	Enhanced Security FQDN Redirect ACL Wired Dynamic VLAN Secure Network Analytics Connector DSCP Marking for RADIUS Packets Session timers AV Pair Interface Templates Trustworthy Systems	Enhanced Security 9300X - IPsec Phase1 - SVTI, IKEv2 IPv6 FQDN Redirect ACL RADSEC CoA Enhancement
Overlays & Segmentation PVLAN with BGP EVPN over VxLAN	Overlays & Segmentation Selective Q-in-Q BGP EVPN L2/L3 VNI scale	Overlays & Segmentation MPLS Traffic Engineering (TE) – Phase1 LACP/PAGP over EoMPLS MLD snooping over VPLS
Forwarding & Features • 9500H/9600 - Customized SDM Template Ph2 (ACL)	Forwarding & Features 9500H/9600 - Customized SDM Template Ph3 (4K VLAN) Enhanced NAT scale BGP Monitoring Protocol WCCP Over GRE	Platform Features ❖ VRF Aware WCCP ❖ Enhanced NAT Session Monitoring ❖ NAT Precedence ❖ Bonjour mDNS SSO, FHRP Service Peer Support
High Availability	High Availability	High Availability ❖ VRRPV3 SSO
Platform & Programmability ❖ YANG model updates ❖ Smart Licensing using Policy	Platform & Programmability ❖ gPTP over L3 Unicast ❖ Disable USB SSD ❖ App Hosting Updates	Platform & Programmability App Hosting on 9300X Thousand Eyes - 4.0 Version Agent Perpetual PoE/UPOE with StackPower PTP on StackWise*, PTP over SDA Programmability & Automation updates
Hardware & Optics ❖ 9500H/9600 - SFP-10G-TX, QSFP-40/100-SR4, ❖ 9600 - 4 x 25G Breakout, GLC-GE-100FX and GLC-TE-100M	Hardware & Optics	Hardware & Optics ❖ C9300X-12Y / 24Y - 10/25G Fiber Switch with Cisco UADP2.0sec ❖ C9300X-NM - 2x 40/100G, 8x 10/25G, 8x mGiG uplinks




BRKARC-2092

Cisco Catalyst 9000 Series IOS XE Software


 $IOS XE \leq 17.7.x$

- New C9K "X" Platforms
- ✓ IOS XE 17.7.1 17.9.1
- ✓ IOS XE 17.10.1 17.12.1
- Common Platform Abstraction
- Forwarding Engine Driver



Cisco Catalyst 9000 Switching Portfolio One Family from Access to Core - Common Hardware & Software






Access Switching

Core Switching

Cisco IOS XE - Release Schedule




Graphical Overview





C9K Next-Gen IOS XE

Platform Infrastructure Overview



Common BIOS

- Common BIOS repository for all Enterprise platforms
- Standardized customizations

Single Source of Truth

- Partially-automated way to transfer hardware attributes to software
- Single place for all engineers to go to

Common Platform Abstraction

- Model-driven Device APIs consistent across Cisco
- Easier to adopt for subsequent platform (limit changes to certain files)

Platform Function Block

- Common CMAN, CMCC, EMD, IOMD
- For Enterprise platforms running on IOS XE (Polaris)



C9K NG IOS XE - Highlights



Secure

- Secure Boot, Image Signing
- SELinux, X.509

Zero Copy Punt


 High Speed zero-copy punt to enable Software-based Apps (e.g. NetFlow)

CPA - Single Source of Truth, HW Abstraction

- CPA architecture for sharing common software across multiple platforms
- Single Source of Truth for various devices and interconnects

Differentiated ASIC + SDK

- High capacity, programmable ASIC
- · Generic SDK as an integration layer





- Managed Through Models
- Programmable through YANG

FED3.0 - Model Driven Forwarding

- Bring Polaris infrastructure to FED
- Bring FED closer for stateful restart



 Integrated ASIC SDK/NPL Testing




S1 ASIC

ASIC Simulation

C9K NG IOS XE - Platform Infra

Architecture Evolution - Common Platform Architecture (CPA)








C9K NG IOS XE- CPA Overview



Architecture Evolution - before & after

Cisco Platform Abstraction (CPA) is a model-driven HW to SW disaggregation layer for platform devices. It hides board and device connection details from upper-layers of platform features – acts as a "single source of truth" for hardware data.





CPA provides common & consistent inventory and device-access helper functions (APIs) for admin-plane features




C9K NG IOS XE - FED 3.0 Overview



FED 3.0 - Before & After

IOS XE and FED have been enhanced to support various types of databases and to support automatic code-generation




cisco live!

C9K NG IOS XE - Overview



Platform Forwarding Architecture





Reference

Catalyst 9000 Switching - Key Features

* Limited Availability (LA) only

IOS XE 17.7.1 (Dec'21) SMR	IOS XE 17.8.1 (Apr'22) SMR	IOS XE 17.9.1 (Aug'22) EMR
Enhanced Security ◆ 9500X/9600X - MACsec ◆ 9200/9300 - API Registration for Umbrella Switch connector	Enhanced Security 9300X - IPsec Phase2 - Multicast (SVTI) 9500X/9600X - WAN-MACsec, with HSEC license SW SUDI 2099 Enablement	Enhanced Security 9300X - IPsec Phase3 - NAT Traversal 9300X - VRF-aware IPsec Reflexive ACL
Overlays & Segmentation ◆ 9500X/9600X - MPLS and TE Phase1 ◆ 9500X/9600X - EoMPLS ◆ EVPN L3 TRM with MDT Data	Overlays & Segmentation • EVPN L2 TRM	Overlays & Segmentation ❖ SDA LISP Graceful Restart for MAC cache ❖ SDA VN Extranet across SDA Transit
Forwarding & Features • 9500X/9600X - L3 Routing (IGP, BGP) feature set • Low priority Control packet mapping to Non-LLQ • Bonjour - Micro-Location services	Forwarding & Features ❖ 9500X/9600X - Sampled Flexible NetFlow	Forwarding & Features Destination IP NAT scale enhancement PAT support for Enhanced NAT scale Conditional Static NAT using Route-map
High Availability ◆ 9400X/9600X - SSO & ISSU ◆ 9300X - xFSU	High Availability	High Availability ❖ 9400X - StackWise Virtual (Dual-Sup)
Platform & Programmability PTP on 9300 StackWise PTP on 9600 PTP AES67 compliance AVNU Certification - 9300 & 9500 SignOl reset.proto - tooling	Platform & Programmability PTP - G8275.1 ITU Telcom Profile on 9300/9300X 9500X/9600X - L3 Sub-Interface Queuing C9300 System Power-Consumption Reporting gNMI Native Configuration Yang Model Guest Shell HA - Guest-Share Folder Sync	Platform & Programmability 9500H - AVB support 9400X - Perpetual PoE support 9400X - Support for hosting multiple applications 9400X - 432 Port-Channels 9400X - 4K VLANs support
Hardware & Optics ◆ C9300X-48TX / 48HX - 48x mGig Switch (Cisco UADP2.0sec) ◆ C9400X-SUP-2/XL - Supervisor 2 (Cisco UADP3.0sec) ◆ C9500X-28C8D - 100/400G Fiber switch (Cisco S1 Q200) ◆ C9600X-SUP-2 - Supervisor 2 (Cisco S1 Q200) ◆ C9600-LC-40YL4CD - 40x SFP + 4x QSFP Combo Linecard	Hardware & Optics	Hardware & Optics



Catalyst 9000 Switching - Key Features

* Limited Availability (LA) only

IOS XE 17.10.1 (Dec'22) SMR	IOS XE 17.11.1 (Apr'23) SMR	IOS XE 17.12.1 (Aug'23) ^ EMR
Enhanced Security DHCP Snooping Glean Reflexive ACL for IPv4 MACsec Transparent Pass-Through MACsec Fallback-Key with HA support Secure Data Wipe (NIST 3-pass) 9400X - IPsec support	Enhanced Security ◆ 9300X - GRE over IPsec support ◆ 9400X - NAT-Traversal support for IPSEC ◆ 9500X/9600X - IPv6 SGACL support	Enhanced Security IC2M updates for FIPS 140-3 IPSEC OSFPv3 Auth support Service Redirect (Firewall PBR) 9500X-60L4D - IPsec support (Phase 1)
Overlays & Segmentation BGP EVPN over IPv6 Underlay* BGP EVPN Dynamic Peering BGP EVPN over IPsec - TRM support	Overlays & Segmentation BGP EVPN Micro-segmentation (VLXAN-GPO) BGP EVPN Mobility-Convergence enhancements* 500X/9600X - BGP EVPN with SVL support 500X/9600X - MPLS VPN - Inter-AS Option A 500X/9600X - L2VPN (EoMPLS) Pseudowire Redundancy	Overlays & Segmentation BGP EVPN (VRF Aware) with Dynamic NAT64 BGP EVPN Config and Operation CLI simplicity Increased VNI Scale for EVPN 9500X/9600X - EVPN L2 TRM support
Forwarding & Features Stateful NAT64 NAT on L3 EtherChannel LACP Standalone Mode on L3 EtherChannels PTPv2 on StackWise Virtual 9500X/9600X - Bonjour & mDNS Routing	Forwarding & Features ◆ 9500X/9600X - Policy Based Routing (PBR) ◆ 9200/9200CX - Bonjour Service Peer	Forwarding & Features PTPv2 on 9400X
High Availability ❖ 9500X/9600X - StackWise Virtual (Dual Sup SSO)	High Availability ❖ StackWise Virtual (Dual Sup SSO) on 9500X-60L4D	High Availability ❖ Standby Port Delay for SVL Bringup
Platform & Programmability ERSPAN on AppGig interface YANG 1.1 Support YANG Config Model support for native gNMI Guest Shell HA Guest-Share Folder Sync	Platform & Programmability • 9400X - Customized SDM Template • 9500X/9600X - ERSPAN • YANG Oper model support for PTPv2 and AVB • Switching Telemetry for Cisco DNA Center*	Platform & Programmability ◆ EPC Support of AppGigabitEthernet ◆ Upgrade firmware (CPLD/FPGA/Rommon) with IOSXE in single reload ◆ Bootup time enhancements
Hardware & Optics ❖ C9500X-60L4CD - 60x 50G + 4x 400G switch (Cisco S1 Q200) ❖ 9600X - 50G SFP Linecard support	Hardware & Optics ◆ 9500X/9600X - Embedded-PHY 1G SFP support * ◆ Support for QSFP-100G-FR-S ◆ Support for SFP-10/25BXD-1 and BXU-1 ◆ Support for QSFP-4x10G on 100G PSM4	Hardware & Optics C9400-LC-24XY C9400-LC-12QC C9200CX-12PD-2X2G & 8PD-2G 9500X/9600X - 50G SR-S/SL/Multirate support



BRKARC-2092

IOS XE 17.13.1: Catalyst 9000 Switching updates

Transform Customer Experience by simplifying powerful and secure networking

New Hardware

- ✓ Support for new Line cards
 - C9600X-56YL4C
 - C9400-LC-48TX
- ✓ New Optics support

Network feature Additions

- ✓ BGP feature support on C9200CX
- ✓ C9500X/C9600X Enablement:
 - CTS SGT inline tagging

MPLS Fabric

✓ Inter-AS option B MVPN support

BGP-EVPN Fabric

- ✓ VXLAN with IPv6 in the Underlay for Unicast and Multicast
- ✓ IPv6 Proxy Neighbor Discovery
- ✓ EVPN CLI Simplification Phase 2



- ✓ IPSEC Scale enhancements on C9300X/C9400X
- ✓ GRE Over IPSEC for C9400X with VRF support
- ✓ Management Traffic Control
- ✓ SGACL NetFlow drop action record
- ✓ AAA server MIB Support

Endpoint Services: Bonjour

- √ Remote response improvement via Remote cache
- Add new service-definition: Apple Airdrop


Programmability and Automation

✓ Map SNMP mibs to YANG xpaths



Glimpse into the Future


Software Innovations for Enterprise Switching





Where are things going?


Features & Scale












More details in PPT Notes



- AVOINDADO - I CDAVOIODAD + ID II--+- 0 - -
- AVC/NBAR2 and SDAVC/CBAR to ID clients & apps

Summary Wrap-Up



Catalyst 9000 with Programmable ASICs




Benefits for your network



✓ FLEXIBILITY and

ADOPTABILITY





Catalyst 9000 with Cisco IOS XE





Benefits for your network












Catalyst Leadership in Enterprise Networks


A Platform based Approach

Catalyst Center and Meraki Dashboard

















Cisco Validated Profiles (CVP)

Industry Validated Reports Industry Certifications Cisco Modeling Labs

Would You Like to Know More?



Catalyst 9000 X Series Collateral



- Cisco.com Enterprise Networks Switching
- Catalyst 9000 Switches At-a-Glance
- Catalyst 9000 Frequently Asked Questions



- Catalyst 9300 Series Switches data sheet
- · Catalyst 9400 Series Switches data sheet
- Catalyst 9500 Series Switches data sheet
- Catalyst 9600 Series Switches data sheet



- Catalyst 9300X Technical Blog (Community)
- Catalyst 9400X Technical Blog (Community)
- Catalyst 9500X Technical Blog (Community)
- Catalyst 9600X Technical Blog (Community)



- Under the Hood of the Catalyst 9000X (TFD)
- Network Insiders Podcast
- Meet the C9300X
- Meet the C9400X
- Meet the C9500X and C9600X



Would You Like to Know More?

Cisco IOS-XF & Cisco DNA Resources

cisco.com/go/dna

cisco.com/go/iosxe

cisco.com/go/smartlicensing

cisco.com/go/dnacenter










Catalyst 9000 Switching - Useful Resources




SUBSCRIBE



This channel is all about **Cisco Catalyst Platforms** and its services and software solutions. Subscribe and Explore Playlists <u>Catalyst Switching</u> and <u>Catalyst Programmability & Automation</u> for videos and demos by Technical Marketing Engineers on latest, relevant and exciting topics.



www.youtube.com/c/CiscoCatalystTV





cs.co/cat9kbook

Scan to get the **C9K E-Book v3**

<u>Cisco Catalyst 9000 switches - Your Network, Your Way (3rd Edition)</u> Cisco SD-Access for Industry Verticals - From Design to Migration

Complete Your Session Evaluations



Complete a minimum of 4 session surveys and the Overall Event Survey to be entered in a drawing to win 1 of 5 full conference passes to Cisco Live 2025.



Earn 100 points per survey completed and compete on the Cisco Live Challenge leaderboard.



Level up and earn exclusive prizes!



Complete your surveys in the Cisco Live mobile app.



Continue your education

- Visit the Cisco Showcase for related demos
- Book your one-on-one
 Meet the Engineer meeting
- Attend the interactive education with DevNet, Capture the Flag, and Walk-in Labs
- Visit the On-Demand Library for more sessions at www.CiscoLive.com/on-demand



Thank you



cisco live!